Abstract-Previous cryogenic electronics studies are most above 4.2K. In this paper we present the cryogenic characterization of a 0.18µm standard bulk CMOS technology(1.8V and 5V) at sub-kelvin temperature around 270mK. PMOS and NMOS devices with different width to length ratios(W/L) are tested and characterized under various bias conditions at temperatures from 300K to 270mK. It is shown that the 0.18µm standard bulk CMOS technology is still working at sub-kelvin temperature. The kink effect and current overshoot phenomenon are observed at sub-kelvin temperature. Especially, current overshoot phenomenon in PMOS devices at sub-kelvin temperature is shown for the first time. The transfer characteristics of large and thinoxide devices at sub-kelvin temperature are modeled using the simplified EKV model. This work facilitates the CMOS circuits design and the integration of CMOS circuits with silicon-based quantum chips at extremely low temperatures.
[5]- [7] . However, the characteristic testing and modeling at the sub-kelvin temperature are lacking [8] .
The paper contains the characteristics of 0.18µm MOSFET devices, kink effect and current overshoot phenomenon of MOSFET at sub-kelvin temperature. The EKV model for transfer characteristics of large size devices is provided, which can be used for estimating power consumption of devices and the simulation of CMOS circuits design at sub-kelvin temperature.
II. CRYOGENIC MEASUREMENT SETUP
Measurements of CMOS transistors were performed with two different gate oxide thicknesses(TOX) and a wide range of device sizes at around 270mK, as shown in Table I . The tested chip and chip-carrier were connected with Al-wire bonding. The 3 He refrigerator was used to cool devices. The devices under test(DUT) were put into the dual in-line package(DIP) socket at the bottom of the refrigerator and connected to BNC connectors at the top of the refrigerator via cables. An internal vacuum chamber was built around the sample, and the sample was inserted into the cryostat to cool down to around 270mK.All MOSFET electrical measurements were performed using the Keysight B1500A semiconductor device analyzer. The interconnection between the DUT and B1500A was realized through BNC cables and BNC Triax to BNC adapters. Testing of the characteristics at around 270mK should limit the power of devices, limited by the cooling power. For 1.8V MOSFET, transfer characteristics in linear(|V DS | = 50mV ) and saturation regions (|V DS | = 1.8V ) for different substrate bias voltages were measured on various devices in Table I around 270mK. In addition to the above measurements, the output characteristics were measured which were in different hold-time and delay time.
III. CHARACTERIZATION A. Transfer Characteristics Fig.1 shows the transfer characteristics of large and small thin TOX MOSFET devices. Fig.2 shows the transfer characteristics of the thick TOX NMOS (W/L=0.3µm/0.6µm) and PMOS (W/L =10µm/10µm) in liner region. The drain current is still depending on the V GS and W/L. The threshold voltage (V th ) changes with substrate bias voltage. Transfer characteristics are similar to the usual results for MOSFET. Fig. 1(a,b) give transfer characteristics of the large NMOS device at subkelvin temperature. For the small NMOS device in Fig.1(c,d) , the V th decreases rapidly because of drain induced barrier lowering(DIBL) effect [9] [10] . The DIBL effect is also shown in Fig.1(g,h) .
An abnormal phenomenon about current step is shown in Fig.1(d) ; for V BS = 0 in Fig.1(b) , we can observe current step phenomenon also. When the gate to source voltage (V GS ) reaches V th , I DS suddenly changes into microamperes(µA) current. The abnormal phenomenon prohibits the use of small NMOS devices in saturation region for extremely low-power circuits.
B. Output Characteristics and Kink Effect
We have plotted in Fig.3 (a-d) output characteristics of thin and thick TOX MOSFET devices, obtained at sub-kelvin 
temperature. We choose the current-limiting method to keep the temperature stable. These curves (forward and backward scan) in Fig.3 show the kink effect. The kink effect can occur on MOSFET devices at sub-kelvin temperatures when the |V DS | becomes sufficiently high [11] . For bulk silicon NMOS devices at low temperatures, channel electron can gain enough energy and produce electron-hole pairs by impact ionization when the V DS is higher than a certain value. The electrons pass through the channel to the drain, and the holes migrate towards the floating substrate. The floating substrate potential increases due to the accumulation of holes, until the substrate- source junction forms forward bias [11] [12] . The V th reduces with the increase of substrate potential. As the |V DS | increases, the V th decreases, resulting in the increase of drain-source current (I DS ).
Compared to PMOS devices, the kink effect in NMOS devices appears at lower |V DS | voltage, and the amplification of NMOS is bigger. Considering to the higher impact-ionization multiplication factor of electrons compared to holes, NMOS devices are more affected at sub-kelvin temperature compared to PMOS devices [13] .
Besides, we observed the current overshoot phenomenon in Fig.3 when the scan model is forward scan. For forward scan results of thin TOX PMOS, the current overshoot occurs obviously while the test begins. The kink effect and current overshoot phenomenon at cryogenic temperatures are related to varying V th with V DS . As shown in Fig.3(e) , the kink effect and current overshoot phenomenon attenuate and disappear with the temperature increasing.
C. Current Overshoot and Discussion
The current overshoot phenomenon occurred in Fig.3(e) at temperatures below 10K other than 15K [14] . This phenomenon is related to the charge state of traps in the Si/SiO 2 interface. The Si/SiO 2 interface traps are silicon danglingbonds at the interface. In the case of on state NMOS devices (forward scan), it can be seen that positive charging of traps leading to the noticeable increase of the current at the beginning of curves in Fig.4(a) . The V th decreases in the liner region for NMOS devices owing to positive charge trapped in the interface traps. When |V DS | is sufficiently high after reaching the pinch-off point, the trapped charges in the interface can be released at sub-kelvin temperature [14] . The V th increases and the amplitude of I DS curves decreases in the saturation region as the |V DS | increases, as shown in Fig.4(a,b) .
We measured the current overshoot with various delay time and two scan models. In Fig.4(c) , the maximum amplitude of curves is 7.59µA for 0s delay time, and the peak value decreases when the scan delay time increases. Predictably, the peak will disappear on the sufficient scan delay time. We do not observe the current overshoot in Fig.4(d) , plotted results with backward scan model. For PMOS devices, the current overshoot phenomenon also occurred at sub-kelvin temperatures in Fig.4(e,f) . The relation between the current overshoot phenomenon and the scan delay time implies the charge state of traps in the Si/SiO 2 interface [14] [8] .
IV. MODELING A. EKV Model for Large Devices
The EKV MOSFET model is applicable to MOSFET devices in low-voltage and low-current applications [15] . And this model is compact and accurate with a few parameters [16] [17] . The output characteristics of MOFET devices are abnormal at sub-kelvin temperature because of kink effect and current overshoot, and the data of thick TOX large devices is insufficient by the limitation of the cooling power. Given this, we choose the EKV 2.6 model to describe transfer characteristics of thin TOX large MOSFET devices. For large MOSFET devices, the intrinsic model parameters in Table II can describe transfer characteristics accurately, and the short and narrow channel effects are ignored. The value of parameters in Table II is for thin TOX PMOS devices. Parameters of TOX, XJ, DW, DL, and NSUB are from BSIM4 model [18] , and the parameter(UCRIT) can be set as default. The value of PHI(bulk Fermi potential) parameter is calculated with NSUB parameter. The value of T nom is -272.88K(270mK), which is the nominal temperature of model parameters. We ignore the intrinsic parameters temperature dependence in EKV model because T nom is set as 270mK equal to test temperature. Equations of interest are presented below [17] [19] [20] .
where n i (T nom ) is intrinsic carrier concentration,
The expression of I DS is
I F is the forward current and I R is the reverse current.
where the specific current
Considering the mobility reduction due to vertical field,
where V P is the pinch-off voltage for large devices. Table  III(NMOS) and Table IV(PMOS) . 
B. Parameters Extraction and Modeling
The parameters extraction is performed by BSIMProPlus with semi-empirical methods. We import the test data of thin TOX large MOEFET devices into the software and set value of TOX, XJ etc. The degree of agreement(described as RMS Error) between the simulation data and the test data changes with VTO, KP, GAMMA and THETA. After these parameters have been adjusted properly, the RMS Error declines to less than 5% (Fig.5) .
The value of |VTO| in Table III and Table IV decreases from liner region to saturation region, which means the |V th | of large devices varies with operating modes. The explanation of the kink effect is validated. Comparing the value of parameters in liner region with the value of parameters in saturation region, the numerical difference of NMOS is greater than PMOS. It is proved that NMOS devices are more affected at sub-kelvin temperature compared to PMOS devices.
V. CONCLUSION
The SMIC 0.18µm bulk CMOS technology is tested and characterized at sub-kelvin temperature. It is demonstrated that MOSFET devices are still operating at sub-kelvin temperature. The kink effect and current overshoot phenomenon have been shown and explained. The EKV2.6 library with parameters extracted from transfer characteristics of thin TOX large devices at sub-kelvin temperature. The obtained results have proven the EKV2.6 library extracted is suited to describe transfer characteristics of thin TOX large devices at 270mK. This work contributes to research on characteristics of devices and cryogenic CMOS circuits design for quantum chips.
